when do we use disable statement in verilog? is it possible ...

2013年3月13日 - Short answer: don't, especially if you want synthesisable Verilog. ... (It would help if you posted the verilog. ... Verilog: Break an always block.

electronics.stackexchange.com