verilog question, break while loop to avoid combinational ...

verilog question, break while loop to avoid combinational feedback during synthesis, Fei Liu, 3/20/08 5:23 PM. Hello, I am puzzled by a statement in a book I am ...

groups.google.com