20 Mar 2008 ... verilog question, break while loop to avoid combinational feedback during synthesis, Fei Liu, 3/20/08 ...
groups.google.com