verilog - nested generate loop in systemverilog - Stack Overflow

... j=j+1) begin case (j) 0: for(i=0; i

stackoverflow.com