verilog compiler warning - Yahoo!奇摩知識+

我在verilog compiler時中途出現很多這種訊息 Disabling timing arc between pins 'e' and 'qn' on cell 'cut1_ck_reg' to break a timing loop. OPT-314Warning: Disabling timing arc between pins 'e' and 'q' ...

tw.knowledge.yahoo.com