verilog - Waiting posedge clk before doing a job? -- How ...

You have to think a little more critically about what you are trying to model. It looks like you are just trying to ...

stackoverflow.com