verilog - Waiting posedge clk before doing a job? -- How ...

2011年5月2日 - module DoorControl( clk, data, open,addressOftheMemory, outp ) ... You can delay execution until the clock edge like this: always @ ( open ) ...

stackoverflow.com