verilog - Using case statement and if-else at the same time? - Stack ...

case statements expect a single item if this is to be based on multiple wire/regs then they need to be concatenated using {} . I would avoid using things ...

stackoverflow.com