verilog - Use of forever and always statements - Stack Overflow

initial begin clk = 0; forever begin #5 clk = ~clk; end end initial begin clk = 0 ; always begin # 5 clk ...

stackoverflow.com