synthesizable Verilog from behavioral constructs - 1

作者：Murugavel Ganesan - 2005年12月13日 - Modifying a behavioural Verilog wait statement to make it synthesizable. Behavioural: command1; wait (x != 0); command3; Synthesizable:

blog.digitalelectronics.co.in