Hello, I have a vhdl wrapper which instantiates a component called FGH. For this FGH I have a verilog and a vhdl module. I would like to ...
www.google.com.tw