[+:]/[-:], sized parameters - VCOMP - a Verilog Compiler

Our Verilog implementation is currently a rapidly growing subset of the ... if it's a conditional module in a generate statement that is never actually instanced or is ...

vcomp.sourceforge.net