pass value from system verilog to VHDL (std_logic_vector ...

Hi, In my VHDL DUT I have a generic declared as std_logic_vector as below ... This same wrapper could usefully do other Verilog-friendly

objectmix.com