loops - How to break always block in Verilog? - Stack Overflow

module MIPS_Processor(output reg[7:0] LEDs, input[7:0] .... Can you use a register to control the always ...

stackoverflow.com