if-else Statements -Verilog Tutorial: electroSofts.com

if statements allows the tool to decide a statement is to be executed or not, depending on the conditions specified. General syntax is as follows: if( condition )

www.electrosofts.com