ian-katsuno-design - Generate Statement (Verilog)

Language: Verilog ... primitive or module instances ... Use the generate for loop the same way you would a normal Verilog for loop with the following limitations.

ian-katsuno-design.wikispaces.