how to include vhdl in verilog? - Forum for Electronics

VHDL can instantiate a Verilog module, and vice-versa, without using any wrapper file. But don't mix Verilog and VHDL source code in the ...

www.edaboard.com