hdl - What is the difference between == and === in Verilog ...

2011年5月8日 - The result of dataoutput == 8'bx is not really 0, it is X. However, both 0 and X ... if, due to unknown or high-impedance bits in the operands, the ...

stackoverflow.com