hardware - Specifying variable range in verilog using for loop ...

always @( /*whatever*/ ) begin // default assignment writedata = readdata; // overwrite some bits in writedata ...

stackoverflow.com