"full_case parallel_case", the Evil Twins of Verilog Synthesis

"parallel_case" removes large, slow priority encoders from my designs. ... A Verilog case expression is the expression enclosed between parentheses ...

www.sunburst-design.com