"full_case parallel_case", the Evil Twins of Verilog Synthesis

A Verilog case expression is the expression enclosed between parentheses ... Verilog does not require case statements to be either synthesis or HDL simulation ...

www.sunburst-design.com