full case parallel case, the Evil Twins of Verilog Synthesis

In Verilog, a case statement includes all of the code between the Verilog keywords, " case" ("casez", " ...

www.sunburst-design.com