fpga - Is the system verilog constuct do-while synthesizable ...

2012年11月4日 - Is the construct do while (0) synthesizable in system verilog? ... In following example, the loop can be synthesized. for (i=0; i < 10; i=i+1) ...

stackoverflow.com