fpga - Is the system verilog constuct do-while synthesizable? - Stack ...

Is the construct do while (0) synthesizable in system verilog? ... It is not a problem to the tool, because the tool just employes loop ...

www.google.com.tw