for loop - generate statement : verilog - Stack Overflow

2011年4月19日 - But after each iteration of i, I need to assign the outputs S and P as inputs ... Browse other questions tagged for-loop verilog or ask your own ...

stackoverflow.com