'assign' a value to an output reg in Verilog? - Stack Overflow

2009年11月27日 - In this case, you'll need code that looks something like this: // some parameter ...

stackoverflow.com