verilog array assignment /////(main.v) file module main(out1,out2,in); output [1:0] out1; output [1:0] ...
www.edaboard.com