X, Z in IF and CASE statements

Casex and casez are the two variations of the case statement within Verilog. ... The use of casex and casez allows don't care values to be considered in the ...

www.see.ed.ac.uk