What's the difference between "caseX" and "caseZ" in Verilog?

casez verilog case statement compares 1,0,x,z ... .....So in case of casez it treats all the values of z ...

www.edaboard.com