What's the difference between "caseX" and "caseZ" in Verilog ...

So in case of casez it treats all the values of z or which can also represented by ? as don't cares. .......in case of casex it treats all the values of 'x' ...

www.google.com.tw