What is the minimum length of time/cycles a System Verilog wait()

I do agree you can think of wait(expression) as always checking the condition expression continuously.

stackoverflow.com