WWW.TESTBENCH.IN - Verilog for Verification

repeat(10)@(posedge clock) a = 0;b = 0; ... If that statement is not there, the statement " wait(b == 1) " is waiting and the simulation goes ... Verilog Semaphore

www.testbench.in