Vhdl and verilog mixed langage - Xilinx User Community Forums

2008年7月17日 - Hello, I would like to mix vhdl and verilog langages in my xilinx Design. Can I do that with ISE WebPack version? In fact, I write my cod...

forums.xilinx.com