Verilog七段顯示器如何寫成程式? 急用!”! - Yahoo!奇摩知識+

我只知道在VHDL是...如下：library ieee;use ieee.std_logic_1164.all;entity seven_seg isport( x :in std_logic_vector(3 downto 0);y :out std_logic_vector(6 downto ...

tw.knowledge.yahoo.com