Verilog tutorial - and gate with test bench :: ElectroSofts.com

Here we have created another module andgate_tb which will include the module andgate. We have to give values to input, so we need to store or latch the input data. So, t_a and t_b are declared as reg and t_y as wire fto get the ...

www.electrosofts.com