Verilog syntax if statement - Altera Forums

... Verilog syntax if statement The problem is if(!iRST or (done == 1) ) The logical or operator is || ...

www.alteraforum.com