Verilog: is it possible to do indexed instantiation? - Stack Overflow

module AB(A,B,Out); input A,B; output Out; wire Out; assign Out = A & B; ... to verilog :) I was wondering if I shud write a generate statement, with ...

stackoverflow.com