Verilog input and output array - Stack Overflow

2014年1月19日 - You need to declare all signals with some type and a width (if greater than 1 bit); assign is not a declaration key word. For example, I use wire : module ...

stackoverflow.com