Verilog 'if' statement using variable - Stack Overflow

I have the following verilog code within a genvar, although the ... (i

www.google.com.tw