Verilog 'if' statement using variable - Stack Overflow

I have the following verilog code within a genvar, although the variable 'j' is not a genvar variable. ...

stackoverflow.com