Verilog generate/genvar in an always block - Stack Overflow

I'm trying to get a module to pass the syntax check in ISE ... You need to reverse the nesting inside the ...

stackoverflow.com