|
免費刊登 |
| 經安全檢測，此網站為安全網站，請放心前往原始網址! |
 |
Verilog "for loop" - exit by setting i to exit value? | Comp.Arch.FPGA | FPGARelated.comHi, I am using Xilinx ISE 11.1 with XST for compiling Verilog code. XST 11.1 for Virtex 5 doesn't support using the disable keyword from within a for loop. Instead they ... www.fpgarelated.com |
 |
網址安全性掃描由  提供 |
||
