Verilog equivalent of "wait until ... for ..."? - Stack Overflow

To do this in Verilog you need to use disable . I would suggest getting rid of the watchdog signal entirely and ...

stackoverflow.com