Verilog defparam statements to override parameters. Alternate approach to parameter passing.

// Test Bench for memory modeling module memory_tb (); reg clk, rst; reg read_rq; reg write_rq; reg[5:0] rw_address; reg[31:0] write_data; wire[31:0] read_data; reg [6:0] q_cnt; integer seed; integer out, rout; initial begin clk = 0; forever #10 clk = ~cl

fullchipdesign.com