Verilog case statement - Stack Overflow

Could we have any syntax where case statement is scalable? Let me explain with an example: Mux. If there were only 2 select lines

www.google.com.tw