Verilog, can i assign a bit value to multiple bits inside always block ...

The syntax for replicating a bit in Verilog is {COUNT{bits}} . In your case something like {n{C[n-1]}} ...

stackoverflow.com