Verilog While loop,For loop is synthesisable????

for Verilog HDL, as its name says, is a language to discribe a circuit. so you can't depend on the synthesise tool to generate your circuit before you design the circuit itselfe. such as the code For(i=0,i

www.edaboard.com