Verilog While loop,For loop is synthesisable???? - Forum for ...

2007年1月29日 - verilog for loop synthesis ... for loop verilog synthesis .... An example would be performing edge detection on an array of values, for example:

www.edaboard.com