Verilog While loop,For loop is synthesisable???? - Forum for ...

do not include delay in the loops as delays won't be synthesisable .... In verilog, synthesizable of for loop and while loop depends on which ...

www.google.com.tw