Verilog While loop,For loop is synthesisable???? - EDAboard ...

For loop is synthesizable only if "k" is constant variable . ... In verilog, synthesizable of for loop and while loop depends on which tools you are ...

www.google.com.tw